Abstract-We present a satisfiability based multi-clock path analysis method. The method uses propositional satisfiability (SAT) in the detection of multi-clock paths. We show a method to reduce the multi-clock path detection problems to SAT problems. We also show heuristics on the conversion from multi-level circuits into CNF formulae. We have applied our method to IS-CAS89 benchmarks and other sample circuits. Experimental results show the improvement on the manipulatable size of circuits by using SAT.
I. INTRODUCTION
The clock frequency of a sequential logic circuit is decided based on the maximum delay time of the combinational parts in the circuit. The precise estimation of the maximum delay time is important in deciding the proper clock frequency [14] .
In logic circuits, there may exist paths where the signal propagation can use 2 or more clock cycles, which are called multiclock paths(or multi-cycle paths) [4] , [2] , [3] . In other words, each path in the circuit has the number of allowable clock cycles to propagate signals, and if the number is 2 or more, then the delay time of the path can be greater than the clock period. Hence multi-clock paths should be considered in the decision of clock frequency, timing verification, and logic optimization.
There have been proposed two multi-clock path detection methods [4] , [2] . One is based on the analysis of state transition graphs of the controllers of microprocessors [4] , the other is based on the symbolic state traversal of finite state machines (FSMs) [2] . Both of them detect multi-clock paths based on state traversal of finite state machines, and can only be applied to rather small circuits.
Propositional satisfiability (SAT) is a method to decide the satisfiability of Boolean formulae, and has been used in logic comparison and test pattern generation [5] . Recently, SAT is applied to the analysis of sequential circuits, such as symbolic model checking verification [1] and timing analysis of combinational circuits [10] .
In this paper, we present a SAT-based multi-clock path analysis method. The method generates a propositional formula which is satisfiable if and only if the path is not a multi-clock path, and checks the satisfiability of the formula with a propositional prover. We introduce heuristics on the conversion from multi-level circuits to CNF formulae.
We have implemented our method and tested it on ISCAS89 benchmarks [8] and other sample circuits. Experimental results show the improvement on the manipulatable circuit size.
This paper is organized as follows. In the next section, we show preliminaries. In Section III, we present multi-clock path analysis. In Section IV, we present multi-clock path analysis using propositional satisfiability. In Section V, we present heuristics on the translation from a multi-level circuit into a CNF formula with taking the level of a gate into account. In Section VI, we show the experimental results.
II. PRELIMINARIES
In this section, we show definitions of sequential circuits and propositional satisfiability.
A. Finite State Machine(FSM)
We show a definition of an FSM. Let Σ be the set of all input sequences over Σ, and let Σ k be a set of input sequences with length k. We use ε as the sequence whose length is 0.
To represent the behavior of M, the domain of δ is extended, and δ :
S is defined as follows:
The set RS of reachable states from the initial state q 0 is defined as follows. 
x l ) be a tuple of propositional variables and f be a CNF formula over x 1
We can assign T(true) or F(false) for x i . If x i is assigned T(F), then x i is assigned F(T). A clause has value T, if one of literals in the clause is assigned T. A CNF formula has value T, if all clauses have value T. A CNF formula f is satisfiable if f has value T with some value assignments for variables.
III. MULTI-CLOCK PATH ANALYSIS
In this section we define multi-clock paths and show a detection method.
A. Multi-Clock Path
Multi-clock paths are the paths where the propagation of signals can use 2 or more clock cycles. Fig.1 shows an example of multi-clock paths. The upper part of Fig.1 shows the data path, and the lower part is the control registers. The initial state of the control registers after the reset signal is
, and the state of registers changes as
synchronized with the clock signal.
At the data path, "r in" is set to "indata" when r q 3 1, and "r out" is set to the value of the output of "Multi-clock Operation" when r q 5 1. Since the state transition is
, "r out" is set after 2 clocks with respect to the time when "r in" is set. Thus we can use 2 clock cycles for the computation of "Multi-clock Operation", and therefore the timing constraint of the path from "r in" to "r out" is ¢ the path delay The number of allowable clock cycles can be 2 or more. Note that the reachable state set plays a key part on the multi-clock path detection. For example, the reachable state set of the above example is
, and if all states can be reached, then the signal between r in and r out should be propagated within 1 cycle when
B. Detection Method Based on Symbolic Execution of FSM
Given a circuit, multi-clock paths are detected by analyzing FSM model of the circuit. At first, we compute the set RS of reachable states from the initial state.
Let r in and r out be registers, and there be a path from r in to r out . If the value of r out does not change at the next clock of the clock when the value of r in has just changed, then the propagation of signals can use 2 or more clock cycles. Note that the change of r in does not contribute to the value of r out . We obtain the following condition specifying the multi-clock property on a path from r in to r out :
Formula (A) denotes that if the value of r in changes at the state transition from q to q9 , then the value of r out does not change at the state transition from q9 to q9
9
, where q, q9 and q9 9 are reachable from the initial state. Similarly, the condition specifying the path can use 3 or more clock cycles can be obtained by extending Formula (A).
In the following, we focus on Formula (A) specifying the allowable clock cycles to be 2 or more. At present, the symbolic state traversal of the FSM is the best way to compute RS, and a BDD-based multi-clock path detection method has been proposed [2] . However, the method is hard to apply to large circuits. Hence, we relax the above condition a little and check the relaxed condition using propositional satisfiability.
IV. MULTI-CLOCK PATH ANALYSIS USING SATISFIABILITY
In this section, we describe an algorithm that detects multiclock paths based on propositional satisfiability.
SAT is not suitable for computing the reachable state set. Thus we abandon the computation and assume that all states are reachable from the initial state. The following formula is used in the multi-clock path analysis instead of Formula (A).
Since Formula (B) takes into account all states, there is a possibility that several multi-clock paths can not be detected by the analysis as we described in III.A. The analysis starts from the time expansion of sequential circuits, where a sequential circuit is translated into a multi-level combinational circuit. Fig.2 shows the idea of the time expansion: (a) is a sequential circuit and (b) is a time expanded combinational circuit. Since we consider Formula (B), the duplication of a circuit as shown in Fig.2(b) is enough. Symbols in Fig.2(b) correspond to those in Formula (B), where "C" implements the state transition function δ.
B. Propositional Formula for Multi-Clock Path Analysis
Based on Formula (B), we define a propositional formula F for detecting multi-clock paths.
Let r in and r out be the input and output registers to be checked. The following propositional formula F becomes true if the path from r in to r out can use 2 clock cycles: If F is unsatisfiable, then F is always true for any q, a and a9 , and therefore we can decide that the allowable clock cycle is 2 or more. We translate F into CNF formulae, and check the unsatisfiability of F using a SAT prover. We can obtain CNF of F using a translation rule a In this section we show a method to translate from multilevel combinational circuits into CNF formulae.
In general, CNF formulae can be generated from multi-level combinational circuits using the following translation rules:
be sub-formulae which are not CNF, and we consider a formula
using the above rules, and the size of the formula can be twice. If f 2 is f 21 ' f 22 , then f 1 should be duplicated and the size of CNF can be exponential with respect to the size of the original formula in the worst case.
To avoid this problem, we apply a method which introduces new propositional variables and reduces the size of CNF formulae without affecting the satisfiability of formulae [13] . For example, if we introduce new variables x 1 and x 2 for f 1 and f 2 , then we obtain an equivalent formula
In the translation of x 1 G f 1 into CNF, the size of CNF formulae does not grow exponentially, since x 1 is a propositional variable. Note that x is manipulated as a primary input variable.
In [13] , new variables are inserted for all logic gates. We adapt the translation method, and improve the method by introducing new heuristic techniques on the insertion of new variables based on the depth of logic gates from primary output and newly introduced variables. In the following, we assume that multi-level combinational logic circuits consist of AND, OR, NOT and XOR( A G ) gates. To control the number of introduced variables and the size of generated CNF formulae, we introduce heuristic techniques. Fig.3 shows the idea. We classify 4 cases as shown in the figure, and introduce 4-level parameters. In Fig.3 , "v" denotes logic gates which we focus on, "Var" denote new variables which we introduced. "XOR-level", "OR-level", "ANDlevel" and "NOT-level" are thresholds that denote the maximum depth from introduced variables. We introduce new variables at the focusing gate v when the number of levels of "v" from the nearest variables exceeds the thresholds. By this, the circuit is divided into sub-circuits with almost the same level. For example, the OR gate in Fig.3(b) is considered. If the level of the OR gate from the nearest variable is over "OR-level" and "pre v" is not a NOT gate, then we introduce new variables for fan-ins of the OR gate. We show the effect of this method on reducing CNF size in Sect. VI. Fig.4 shows an algorithm for introducing new variables. The analysis starts from the primary outputs of multi-level logic circuits, and goes backward toward primary inputs based on the depth first search algorithm. At first lev is set to 1, and then lev is incremented for every recursive calls of DepthFirst(). If the value of lev exceeds the threshold decided by the type of gates, then new variables are inserted for fan-ins by
VI. EXPERIMENTAL RESULTS
We have implemented a SAT-based multi-clock path analyzer in C language and compared it with a symbolic execution based multi-clock path analyzer using BDD's [2] . We have also implemented BDD-based analyzer without reachability. The SAT-based analyzer reads circuit descriptions in SLIF [16] , and produces CNF formulae in DIMACS format [9] for detecting multi-clock paths. The satisfiability of the formula is checked [15] . Both of the SAT provers are based on Davis-Putnam method [7] .
We have analyzed the ISCAS89 benchmarks [8] and other sample circuits designed by our laboratory on a PC (CPU Pentium II 500MHz, Main memory 512MB).
A. Application to ISCAS Benchmarks
We have applied 3 analysis methods to 30 ISCAS89 benchmarks. (1) Method1: BDD-based algorithm which takes into account the reachable state set [2] . (2) Method2: BDD-based algorithm which assumes that all states are reachable, (3) Method3: SAT-based algorithm which assumes that all states are reachable. We used SATO as a SAT prover.
TableI shows the statistics. In the table, "#In", "#Reg" and "#R-pair" are the number of primary inputs, registers and connected pairs of registers in the circuit respectively. "#Rep", "#M-pair" and "Time" are the number of repetitions in computing reachable states of the circuit, the number of pairs of registers whose path is a multi-clock path(2-cycle), and the elapsed CPU seconds obtained by the time command respectively. "#Var", "#Cl" and "#Lit" are the maximum number of propositional variables, clauses and literals of the formula which is used in our method. Multi-clock paths on 21 cir- cuits are found by Method1 [2] : ex2, ex3, ex4, ex5, ex6, ex7, s208, s298, s344, s349, s382, s386, s420, s444, s510, s526, s526n, s641, s713, s838, s953. Multi-clock paths on only 16 circuits can be found by Method2 and Method3: ex2, ex3, ex4, ex5, ex6, ex7, s298, s344, s349, s382, s386, s444, s510, s526, s526n, s953. Because of the effect of unreachable states, multi-clock paths in s208, s420, s641, s713 and s838 can not be found by Method2 and Method3, and the total number of paths is small on Method2 and Method3 for detected circuits. The total number of "#M-pair" in Method1 is 1101, that in Method2 and Method3 is only 590 and 636. Note that s1423 has memory overflow on BDD-based methods, and Method3 can detect s1423. The elapsed CPU time of Method3 is the smallest.
B. Application to Sample Circuits
We have applied our SAT-based method and the BDD-based method in [2] to several circuits which are designed in our laboratory: prime250 (a prime number generator which computes prime numbers less than 250, about 400 gates), s-div8 (an 8-bit sequential divider, about 500 gates), prime999 (a prime number generator which computes prime numbers less than 999, about 400 gates), bezier8 (an 8-bit bezier curve generator, about 900 gates), forsen (an edge detection circuit for im- age processing, about 900 gates), pcpu16 (a 16-bit pipelined processor, about 9,000 gates), mul64 (a circuit including a 64-bit combinational adder array multiplier, about 47,000 gates), SpchRecog (a HMM-based speech recognition circuit, , about 40,000 gates). They have been designed to include multi-clock paths: those of forsen are to meet the clock constraints, those of SpchRecog are for memory access constraints, and those of others are for experiments.
We have found multi-clock register pairs on all circuits by Method3. TableII shows the statistics. Almost all circuits, BDD-based methods suffer from memory overflow or timeoverflow. We used SATO as a SAT prover if not specified. For only SpchRecog, we should use GRASP to overcome the number of registers more than 1000.
C. Effects of Thresholds for Introducing New Variables
We have tested properties of thresholds which are used to introduce new variables in our algorithm.
TableIII shows statistics of multi-clock path detection of s1423 and mul16. In the table, "Threshold: a, b, c, d" denote "XOR-level", "OR-level", "AND-level" and "NOT-level" in Fig.3 . Note that our algorithm with (1, 1, 1, 2) introduces variables for all logic gates. From these tables, the number of literals becomes the smallest when the 'Threshold" is (1, 4, 4, 5) , and the elapsed CPU time is the shortest when the "Threshold" is (1, 9, 9, 10). The statistics show that the reduction of the size of CNF formula does not always contribute to reducing the time for analysis. Note that the statistics in TableI and TableII are obtained by using (1, 4, 4, 5) because the size of CNF is more important in the manipulation.
VII. CONCLUSIONS
In this paper, we have presented multi-clock path analysis method based on propositional satisfiability and shown experimental results.
The method reduces multi-clock path detection problems into SAT problems using the time expansion. The SAT-based algorithm enables us to apply multi-clock path analysis to large circuits that can not be analyzed with the symbolic execution based algorithm.
We have applied our method to ISCAS89 benchmarks and other sample circuits. Experimental results show the improvement on the manipulatable size of circuits by using satisfiability.
The problem is that the SAT-based algorithm can only detect a subset of multi-clock paths detectable by the symbolic execution based algorithm. We should develop SAT-based manipulations of reachable states.
